A system has a level 1 cache and a level 2 cache. The hit rate of the level 1 cache is 95%, and the subsequent hit rate of the level 2 cache is 80%. An access to level 1 cache requires one cycle, and access to level 2 cache requires 3 cycles, and an access to main memory requires 80 cycles. What is the average access time in clock cycles?